Characteristics of Sub-100nm High-k Gate Dielectrics MOSFETs With Different Source/Drain Structure
نویسندگان
چکیده
The characteristics of a typical 70nm high K gate dielectrics MOSFET with different source/drain structure including S/D lift-up structure are simulated by two dimensional device simulator. The impact of FIBL effect the gate dielectric permikttivity increasing to the characteristics of MOSFET is investigated. The simulation results shows that the degradation of MOSFET characteristics can be suppress by change the structure of source/drain such as gate offset and S/D lift-up.
منابع مشابه
Inversion-mode InxGa1-xAs MOSFETs (x=0.53,0.65,0.75) with atomic-layer- deposited high-k dielectrics
High-performance inversion-type enhancement-mode (E-mode) nchannel MOSFETs on In-rich InGaAs using ALD Al2O3 as high-k gate dielectrics are demonstrated. The maximum drain current, peak transconductance, and the effective electron velocity of 1.0 A/mm, 0.43 S/mm and 1.0x10 cm/s at drain voltage of 2.0 V are achieved at 0.75-μm gate length devices. The device performance of In-rich InGaAs NMOSFE...
متن کاملGate Engineering on the Analog Performance of DM-DG MOSFETs with High K Dielectrics
Considerable challenges are encountered when bulk CMOS devices are scaled into the sub-100 nm regime for higher integrated circuit (IC) density and performance. Due to their excellent scalability and better immunity to short channel effects, double-gate (DG) MOSFETs are being easily assessed for CMOS applications beyond the 70 nm of the SIA roadmap. For channel lengths below 100 nm, DG MOSFETs ...
متن کاملImproved drain current characteristics of tunnel field effect transistor with heterodielectric stacked structure
In this paper, we proposed a 2-D analytical model for electrical characteristics such as surface potential, electric field and drain current of Silicon-on-Insulator Tunnel Field Effect Transistor (SOI TFETs) with a SiO2/High-k stacked gate-oxide structure. By using superposition principle with suitable boundary conditions, the Poisson’s equation has been solved to model the channel r...
متن کاملHigh-performance Surface Channel In-rich In0.75Ga0.25As MOSFETs with ALD High-k as Gate Dielectric
High-performance inversion-type enhancement-mode nchannel MOSFETs on In-rich In0.75Ga0.25As using ALD Al2O3 as high-k gate dielectrics are demonstrated. The maximum drain current, peak transconductance, and the effective electron velocity of 1.0 A/mm, 0.43 S/mm and 1.0x10 cm/s at drain voltage of 2.0 V are achieved at 0.75μm gate length devices. The device performance of In-rich InGaAs NMOSFETs...
متن کاملReplication of Random Telegraph Noise by Using a Physical-Based Verilog-AMS Model
As device sizes are downscaled to nanometer, Random Telegraph Noise (RTN) becomes dominant. It is indispensable to accurately estimate the effect of RTN. We propose an RTN simulation method for analog circuits. It is based on the charge trapping model. The RTN-induced threshold voltage fluctuation are replicated to attach a variable DC voltage source to the gate of a MOSFET by using Verilog-AMS...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002